JPS6134633Y2 - - Google Patents
Info
- Publication number
- JPS6134633Y2 JPS6134633Y2 JP19157781U JP19157781U JPS6134633Y2 JP S6134633 Y2 JPS6134633 Y2 JP S6134633Y2 JP 19157781 U JP19157781 U JP 19157781U JP 19157781 U JP19157781 U JP 19157781U JP S6134633 Y2 JPS6134633 Y2 JP S6134633Y2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- recess
- substrate
- board
- bubble memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19157781U JPS5897797U (ja) | 1981-12-22 | 1981-12-22 | 磁気バブルメモリ用基板の構造 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19157781U JPS5897797U (ja) | 1981-12-22 | 1981-12-22 | 磁気バブルメモリ用基板の構造 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5897797U JPS5897797U (ja) | 1983-07-02 |
JPS6134633Y2 true JPS6134633Y2 (en]) | 1986-10-08 |
Family
ID=30105029
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19157781U Granted JPS5897797U (ja) | 1981-12-22 | 1981-12-22 | 磁気バブルメモリ用基板の構造 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5897797U (en]) |
-
1981
- 1981-12-22 JP JP19157781U patent/JPS5897797U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5897797U (ja) | 1983-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100194130B1 (ko) | 반도체 패키지 | |
JP4412439B2 (ja) | メモリモジュール及びその製造方法 | |
JPH0234462B2 (en]) | ||
WO2010087856A1 (en) | Integrated-circuit attachment structure with solder balls and pins | |
JPH01205544A (ja) | 集積回路装置の組立テープ | |
CN112420753B (zh) | 感测器封装结构 | |
JPS6134633Y2 (en]) | ||
JPH09129672A (ja) | 半導体パッケージのテープ自動結合構造 | |
JP3990679B2 (ja) | 半導体実装用回路基板を備えた半導体装置 | |
CN116936381A (zh) | 一种芯片防翘曲的封装结构及使用其的封装方法 | |
JP3599031B2 (ja) | 半導体装置 | |
JPS59132633A (ja) | 半導体装置 | |
JPH08264596A (ja) | 半導体装置 | |
JPH09223759A (ja) | 半導体装置およびその製造方法 | |
JPS624957Y2 (en]) | ||
JPS5930551Y2 (ja) | 配線補修用ラインを持った配線板 | |
JPH0438522Y2 (en]) | ||
JPH03283552A (ja) | 混成集積回路基板 | |
JP2003163240A (ja) | 半導体装置およびその製造方法 | |
JPH0287654A (ja) | 表面実装型半導体装置 | |
JPH0235464B2 (en]) | ||
JPS634690A (ja) | 厚膜混成集積回路基板 | |
JPS6156424A (ja) | チツプキヤリアの実装方法 | |
JPH0331083Y2 (en]) | ||
JPS5923429Y2 (ja) | マルチ・チツプ実装用基板 |